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Abstract 
This paper reviews the design of regulation loops for power converters. 
Power converter control being a vast domain, it does not aim to be 
exhaustive. The objective is to give a rapid overview of the main synthesis 
methods in both continuous- and discrete-time domains. 
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1 Introduction 
Power converters convert electric energy from one form to another which is optimally tailored for user 
loads. Therefore regulation is an important part of the design and construction of any power converter. 
Owing to the fast development of digital electronics, power converter control uses more and 
more embedded computing systems like microcontrollers or Digital Signal Processors (DSPs). These 
devices replace progressively analogue controllers that have dominated the control of power 
electronics systems for many years. 
After a period during which the discrete-time control laws were directly obtained from a 
discretization of the continuous-time control laws in order to ensure continuity with the existing 
methods and equipment, automation has refined its tools and methodologies: new approaches based on 
discrete-time models of the processes to be controlled have been proposed. With these new 
techniques, more powerful synthesis methods have been developed. Alternatives to the still widely 
used PID-type controllers have emerged, like RST controllers or more exotic ones such as dead-beat 
or fuzzy controllers. All these alternatives offer potential improvements in performance. 
In the first part of this paper, the main concepts of continuous-time control are reviewed. Only 
the control of single-input single-output linear and time-invariant systems is addressed here. Digital 
control is presented in the second part. After a few reminders about Z-transforms, the concept of the 
discrete-time model is introduced. The main digital controller synthesis methods are then described 
and, depending on the chosen method, the choice of the sampling frequency is discussed. 
2 Continuous-time control 
2.1 Memory refreshing 
To design a controller that makes a system behave in a specific desirable manner, we need a way to 
predict its behaviour over time, specifically how its outputs will change in response to any applied 
inputs. Thus a mathematical description (‘model’) of the system to be controlled (also called the 
‘plant’) is needed. 
If the plant is a single-input single-output linear and time-invariant system (time-invariant 
systems are systems whose characteristics do not change with time), then its input u(t) and output y(t) 
are related by the following differential equation with constant coefficients: 
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n being the order of the system. 
In the frequency domain, transfer functions are obtained from time-domain descriptions via 
Laplace transform. Assuming zero initial conditions, Eq. (1) leads to the following system transfer 
function H(s): 
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where 𝑠𝑠 is the Laplace operator. 
Some basic but important definitions are recalled: 
− The poles are the roots of the denominator polynomial of the system transfer function H(s). The 
zeros are the roots of the numerator polynomial. 
− The system stability is determined by the location of the poles. If their real part is strictly 
negative, then the system is stable. 
− If the transfer function behaves like 𝐾𝐾 𝑠𝑠𝛼𝛼⁄  for 𝑠𝑠 → 0, then α is called the system class. The static 
gain is obtained for 𝑠𝑠 equal to zero. 
− If there is a period of time during which the output does not react to the input, the system is 
defined as a system with delay. The transfer function 𝐻𝐻d(𝑠𝑠) of a system having a time delay of 
𝑡𝑡0 can be expressed as 
    𝐻𝐻d(𝑠𝑠) = 𝐻𝐻(𝑠𝑠) ∙ e−𝑠𝑠∙𝑡𝑡0         (3) 
where 𝐻𝐻(𝑠𝑠) is the transfer function of the system without delay. 
2.2 Importance of feedback control 
Feedback is a very powerful mechanism. Why is it necessary? An intuitive strategy would be to use a 
feedforward controller and to make the product of the plant and this feedforward controller unity, 
hence to find a controller that equals the plant inverse (𝐶𝐶 = 𝐻𝐻−1 in Fig. 1, assuming a unit gain for the 
actuator transfer function). Then in theory the system output Y would be equal to the controller input 
Yref.  
 
Fig. 1: Open-loop control configuration 
This works well as long as the feedforward controller approximates the plant inverse 
sufficiently well. In practice, uncertainties and unmodelled dynamics make this impossible. To fulfil 
the requirements, a feedback correction is necessary to guarantee performance, even with model 
uncertainties, to reduce sensitivity to parameter variations, to reject disturbances, and obviously to 
stabilize unstable open-loop systems. Thus a typical control structure combines feedback and 
feedforward controls (see Fig. 2). The feedback controller guards robust stability and improves static 
and dynamic precision whereas the feedforward controller improves tracking behaviour (via 
compensation of the input) or regulation behaviour (via compensation of the perturbations). 
It is important to understand that the performance requirements (static, dynamic behaviour, 
stability, and robustness) of the closed loop translate into constraints on the compensated system in 
open loop. We will see later in this paper how to make use of the open-loop frequency response to 
design controllers. 
 
Fig. 2: Typical control structure 
The typical control structure for current regulated power supplies is represented in Fig. 3. This 
so-called ‘cascade’ structure is based on a nested connection of a fast inner voltage loop and a slower 
outer current loop. The fast inner voltage loop acts as an active filter to reject the output voltage ripple 
and the output voltage fluctuations due to float of input mains, and it also simplifies the design of the 
current loop. The outer current loop ensures the overall stability of the power supply and it provides an 
inherent overvoltage protection. 
 
Fig. 3: Cascade control structure 
2.3 Analysis of closed-loop systems 
2.3.1 Definition of open-loop and closed-loop transfer functions 
In this section, we focus on the closed-loop system shown in Fig. 4. To study it, we use the open-loop 
transfer function obtained by breaking the feedback loop, the expression for which is given by 
    )()()(
)(
)()( sGsHsC
s
sYmeassOL ⋅⋅==
ε
.      (4) 
The open-loop bandwidth is defined as the interval of angular frequencies for which the open-loop 
gain |𝐶𝐶(𝑗𝑗𝑗𝑗) ∙ 𝐻𝐻(𝑗𝑗𝑗𝑗) ∙ 𝐺𝐺(𝑗𝑗𝑗𝑗)| is higher than unity. 
 
Fig. 4: Closed-loop system 
The closed-loop transfer function is 
   
)()()(1
)()(
)(
)()(
sGsHsC
sHsC
sYref
sYsCL
⋅⋅+
⋅
== .       (5) 
The transfer functions of the error versus input and perturbation can be calculated as 
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2.3.2 Precision of closed-loop systems 
2.3.2.1 Static error 
In steady state, the error versus the input can be derived from Eq. (6). Using the ‘final value’ theorem, 
we have 
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− For a step input (𝑌𝑌𝑌𝑌𝑌𝑌𝑌𝑌(𝑠𝑠) = 𝐾𝐾 𝑠𝑠⁄ ), the error cancels if there is at least one integrator in the 
open-loop transfer function. 
− For a ramp input (𝑌𝑌𝑌𝑌𝑌𝑌𝑌𝑌(𝑠𝑠) = 𝐾𝐾 𝑠𝑠2⁄ ), two integrators are needed to achieve zero steady-state 
error. 
− For a sinusoidal input 𝐾𝐾 ∙ sin (𝑗𝑗0 ∙ 𝑡𝑡), at steady state, the error is a harmonic signal which 
module Yrefε  is such that 
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So if w0 is inside the open-loop bandwidth, the error amplitude is inversely proportional to the 
open-loop gain at w0: 
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Regarding perturbation rejection, using Eq. (6), we have 
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To have a perfect rejection, the open loop must contain the classes of the perturbations. Thus to 
reject disturbances of class N, at least N integrators are needed in the open-loop transfer function. 
2.3.2.2 Dynamic error 
Let us assume that the velocity ν and the acceleration γ of the input are limited. The input signal is 
then defined by the following constraints: maxvv < , maxγγ < . 
Maintaining the dynamic error dε  below a given limit maxdε  results in a specification of a 
minimum open-loop gain in a certain frequency range: 
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In general, this constraint results in imposing a finite open-loop bandwidth. 
2.3.3 Stability and robustness of closed-loop systems 
A closed-loop system is stable if the poles of its transfer function have a negative real part. 
The stability of a feedback system can also be determined through the simple knowledge of the 
open-loop frequency response, using the ‘Nyquist criterion’. This is of great practical importance for 
controller design as it easily demonstrates how to modify the controller to make an unstable system 
stable. The closed-loop system is stable if the critical point −1 is on the left-hand side of the open-loop 
Nyquist curve, for w increasing. Two quantitative measures are commonly used to determine how 
stable (robust) the system is. The phase margin is the amount of phase lag required to reach the 
stability limit. The gain margin, similarly, states how much the controller gain can be increased before 
reaching the stability limit. 
Phase margin: 
     ( )M cr180 arg OL j w Φ = °+ ⋅  ,         (10) 
where crw  is such that ( )cr 1OL j w⋅ = . 
Gain margin:     ( )πwjOL ⋅
=
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where πw  is such that ( )arg 180OL j wπ ⋅ = − °  . 
Typically,     M M30 60 , G 6 dB° < Φ < ° > .  
Fig. 5: Closed-loop system stability 
There is an obvious contradiction between precision and stability specifications. Thus the 
controller design will be the result of a trade-off. 
2.3.4 Influence of the poles on the transient behaviour 
The contribution of real and complex poles on the transient behaviour of a system is represented in the 
complex plane in Fig. 6. An important observation is that the most distant poles to the left yield a 
faster transient regime. So the poles closest to the imaginary axis are the ones that tend to dominate the 
response since their contribution takes a longer time to die out. These poles are called dominant poles 
if the ratio of their real part to that of any other poles is typically lower than 1/5. A transfer function 
can be simplified by keeping only the dominant poles (and the static gain unchanged). This makes 
control loop analysis and design easier. Also, lower-order controllers can be obtained. 
 
Fig. 6: Influence of the poles on the system transient behaviour 
2.3.5 Particular case: second-order systems with complex conjugate poles 
The search for a good compromise between speed and stability generally leads to the choice of a first- 
or second-order behaviour for the closed loop. For second-order system behaviour, the design 
specifications imply constraints on the cut-off frequency wn and the damping ratio ζ of the targeted 
transfer function Eq. (12). Figure 7 shows the parameters usually used to characterize the step 
response, and Eqs. (13)–(15) link cut-off frequency and damping ratio to these parameters. 
 
Fig. 7: Step input response 
Targeted closed-loop transfer function: 
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2.3.6 Influence of a zero on the system behaviour 
In the case of a second-order system, the corresponding transfer function is 
    ( ) ( ) ( )110)( pspszsKsCL −⋅−+⋅=  ,    (16) 
where z0 is assumed to be a strictly negative real number. 
So the unit step response of this system can be written as 
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which gives in the time domain   
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where 2nd order ( )y t  is the step response of the system Eq. (16) without zeros. 
The second term of Eq. (18) reveals that the additional zero makes the system faster and more 
oscillatory, and all the more so as its value is close to zero. So special care should be taken to design 
appropriate zeros in a closed-loop transfer function. 
2.4 Continuous-time controller synthesis 
2.4.1 Controller design process 
In the design of a controller, the first step is to get the dynamic model of the system to be controlled. 
The principal difficulty in modelling power converters is that they are inherently non-linear and 
present several distinct electric configurations during a switching period. By constructing equivalent 
averaged circuit models, large-signal average models of the power converter can be determined. Then 
linearization about a quiescent operating point may be necessary to obtain linear small-signal transfer 
functions [1–4]. To elaborate power converter models, an identification processes from experimental 
data can also be used.  
Once the model is known, the specifications of the desired closed-loop performance have to be 
defined. As explained in the preceding section, the choice of these specifications results from a trade-
off between speed and robustness. This choice is obviously linked to the plant dynamics but also to the 
power availability of the power converter during the transient: the acceleration of the plant natural 
response requires control peaks that are greater than the steady-state values. If the control variable 
comes to saturation, the feedback loop is broken and the actuator remains at its limit independently of 
the plant output. To prevent actuator saturation, the closed-loop performance has to be chosen 
accordingly. 
The last step is to choose the controller type and its design method. 
2.4.2 Proportional-integral-derivative (PID) controller 
2.4.2.1 Introducing PID control 
The PID controller is by far the most dominant form of feedback in use today [5–7], especially for 
analogue control. PID feedback is simple and intuitive: it involves only three separate constant 
parameters to tune the control loop. As shown in Eqs. (19) and (20), it is based on the past control 
error (integral term), the present control error (proportional term), and the future control error 
(derivative term). Many controllers (PI) do not even use derivative action. This kind of controller is 
well suited for systems exhibiting dominant first- or second-order behaviour, for which the desired 
performance of the closed-loop as compared to the open-loop response of the system is not too 
demanding. 
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As a pure derivative amplifies noise, the transfer function standard form includes a low-pass 
filter on the derivative term. 
A number of alternative approaches for PID tuning are available, including the following ones: 
− heuristic tuning procedures: Ziegler–Nichols, Cohen–Coon, etc., 
− graphical methods: loop shaping, root locus, etc., 
− pole placement, 
− minimization of integral type criterion. 
2.4.2.2 Putting it into practice 
Let us focus on two design methods—loop shaping and pole placement—in the following example 
where controllers have to be designed for the current and voltage control loops of a Buck converter 
feeding an inductive (R-L) load. 
 
Fig. 8: Control of a Buck converter 
Loop shaping is one of the most elementary methods used to design classical controllers such as 
PIDs. The controller is determined by manipulating (shaping) the open-loop frequency response, such 
that it meets the design specifications. 
Let us assume the following specifications for the voltage loop: 
− zero static error, 
− dynamic precision, i.e., open-loop gain higher than 40 dB up to w0, 
− bandwidth {0, wc}, 
− phase margin ΦM greater than 50°. 
The plant model does not have a pole at s = 0 (integrator): it is necessary that the controller 
contains an integral action to cancel the static error. So a PI controller is first tried for CV(s). Its 
parameters are adjusted to meet the open-loop gain constraints, as shown on the Bode plot in Fig. 9. 
However, with this setting the phase margin requirement cannot be reached. A derivative action is 
then added to correct the phase margin and meet the stability requirement. 
 
Fig. 9: PID tuning using the loop shaping method 
Pole placement is used in the following to design a PI controller for the current loop. This 
method consists of placing the closed-loop poles at the desired positions by calculating the controller 
parameters such that this condition is fulfilled. 
The open-loop transfer function is 
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where )(sCLV  is the closed voltage loop transfer function. 
If the current loop bandwidth is low compared to the voltage loop bandwidth, Eq. (21) can be 
simplified as follows: 
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The system pole can be cancelled by setting i 11k a= . The closed-loop transfer function then 
shrinks down to a first-order transfer function: 
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To make the closed-loop behave like a first-order system with a rise time equal to rt , the 
closed-loop pole has to be placed at nw− , where r2.2 /nw t= . This results in the following choice 
for the parameter pk :   
    p 1 0nk a w b= ⋅ .     (24) 
The pole cancellation technique requires a good knowledge of the process: if 1a  is likely to 
vary ( load ( )L f I= ), this method can bring about poor results (especially when the pole is close to the 
origin). In that case, system pole cancellation should be avoided. The closed loop transfer function is 
then of second order. The PI parameters can be computed by identifying the coefficients of the closed-
loop transfer function denominator with those of the polynomial 2 2 (2 ) 1n ns w w sζ+ ⋅ ⋅ + , where nw  
is the desired cut-off frequency (which can be related via Eqs. (13) and (15) to rise time and settling 
time) and ζ is the damping ratio (which has to be chosen greater than 1 for aperiodic behaviour). We 
obtain 
   p 1 0( 2 1)nk a w bζ= ⋅ ⋅ ⋅ − , 
2
i 1 p 0( )nk a w k b= ⋅ ⋅ .    (25) 
This controller setting, however, gives rise to a zero ik−  in the closed-loop transfer function, 
which may affect the transient response (see Section 2.3.6). A solution to this issue is to cancel this 
zero by filtering the reference, as shown in Fig. 10. 
 
Fig. 10: Reference filtering 
Another issue is the so-called integral windup phenomenon: when the output of either the 
current or the voltage controller saturates, the integral term of the controller increases and may 
become very large. At the end of the saturated mode of operation, a negative error is needed to remove 
the accumulated positive error, which may give large transients. Many anti-windup methods have been 
proposed [8–10]. A simple way to implement anti-windup is to switch off the integrator (by zeroing its 
input) in case of control output saturation. Other schemes, like the one represented in Fig. 11, enable 
the integral part of the controller to be dynamically saturated. 
 
Fig. 11: Example of anti-windup solution 
3 Discrete-time control 
The development of digital technology over the past two decades along with increased performance 
demands have led to a growing use of digital control in power converters [11, 12]. The benefits of 
using digital over analogue control are numerous: performance enhancement (as digital control allows 
more complex regulation schemes), improved flexibility, system monitoring and archiving 
capabilities, better noise immunity, to name a few. One major issue is the delay introduced with a 
digital controller. Other issues, such as aliasing, quantization errors, or limit cycling, may also affect 
the system operation [13, 14]. 
3.1 Introducing the Z-transform 
The Z-transform is the discrete-time counterpart of the Laplace transform. It is an essential tool for the 
analysis and design of discrete-time systems. Let us consider a sequence x(k) of sampled signals, 
where x(k) takes the value of the analogue signal x(t) at the kth sampling instant (the sampling period 
Ts is assumed constant). The Z-transform of this sequence is defined as 
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where z is a complex variable which is related to the Laplace operator by es Tsz ⋅= . 
From the Laplace time-shifting property, we know that e s Ts− ⋅  is the time delay by Ts seconds. 
Therefore 1 e s Tsz− − ⋅=  corresponds to a unit sample period delay. The main properties of Z-transforms 
are listed below: 
− linearity:  
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− shifting property:  
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Some examples of Z-transforms: 
− discrete impulse: 1)( =zX , 
− discrete step: 1
1( ) , 1
1
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= >
−
, 
− discrete ramp: 
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Tables of commonly encountered Z-transforms can be found in the literature (see the references). 
3.2 Relation between Laplace transforms and Z-transforms 
Let x(t) be a causal continuous-time signal whose Laplace transform is X(s), and let x(k) be the 
discrete-time signal obtained by sampling x(t) at a uniform rate 1/Ts. 
3.2.1 Case of signals having only simple poles 
If X(s) has only simple poles, it takes the following form: 
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The expression of the corresponding Z-transform is  
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Thus, a pole iii wjs ⋅+= σ  in X(s) gives rise to a pole e e ei i i
s Ts Ts j w Ts
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This relation enables one to establish the correspondence between the pole location in the s-
domain and that in the z-domain. 
 
 
Fig. 12: Mapping of the s-plane to the z-plane 
− The portion of the s-plane to the left of the imaginary axis maps to the inside of the unit circle in 
the z-plane, and the imaginary axis maps to the unit circle. So the stability region in the s-plane 
{ i 0σ < } maps to { i 1z < }. 
− Lines of constant frequency in the s-plane become radial lines in the z-plane. The negative real 
axis in the s-plane maps to the interval 0 to 1 in the z-plane. 
− Lines of constant real part map to circles centred at the origin. 
− The lines of constant damping ratio in the s-plane become logarithmic spirals in the z-plane. 
Tssz ⋅= e
Tssz ⋅= e
An important observation is that poles in the s-plane whose imaginary parts differ by a multiple 
of Tsπ⋅2  belong to the same locations in the z-plane: the unit disc can only represent signals of 
frequency up to the half the sampling frequency (the Nyquist frequency). The condition which has to 
be satisfied so that two different poles in the s-plane do not correspond to the same point in the z-plane 
is     max iiTs wπ< .      (33) 
3.2.2 General case 
In the general case, the relation between X(s) and X(z) is given by 
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The residue at js , a pole of multiplicity m, can be calculated as follows: 
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3.3 Modelling of digitally controlled continuous-time systems 
Let us focus on the physical process represented in Fig. 13, which is digitally controlled at the period 
Ts, and whose output is sampled at the same period. The structure of this hybrid system consists of a 
sampler (the analog-to-digital converter, or ADC), a digital controller, the continuous-time process, 
and a so-called hold-device (here assumed to be a digital-to-analog converter, or DAC). The sampler 
is preceded by an anti-aliasing filter (not represented in Fig. 13), which should preferably be taken into 
account for modelling. 
 
Fig. 13: Digitally controlled plant 
The DAC converts u(k) to u(t) by holding each sample value for one sampling interval (zero-
order hold operation). Hence it introduces a delay equal to Ts/2. The transfer function of a zero-order 
hold is 
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From an external point of view, the set {zero-order hold + plant + sampler} is a discrete system, 
whose transfer function can be derived from the plant transfer function according to 
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It is interesting to note that if H(s) has poles iss = , then the transfer function H(z) of the 
‘discretized’ system has poles e is Tsz ⋅= . But the zeros are unrelated. Let us define 
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The open-loop transfer function is then   
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and the closed-loop transfer function is  
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The use of the operator 1−z  is often preferred as it refers to the past and not the future. The 
transfer function of the digital controller can then be written as 
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1
1 zEzbzbbzUzaza
p
p
n
n ⋅⋅++⋅+=⋅⋅++⋅+
−−−− .  (41) 
Using the Z-transform shifting property, Eq. (28), the following difference equation is obtained, 
where the present output is dependent on the present input and the past inputs and outputs: 
)(...)1()(...)1()()( 110 nkuakuapkbkbkbku np −⋅−−−⋅−−⋅++−⋅+⋅= εεε .  (42) 
This is the controller algorithm. 
3.4 Analysis of closed-loop discrete systems 
3.4.1 Stability and robustness of closed-loop discrete systems 
As seen in Section 3.2, a discrete system is stable if all the poles of its transfer function have a 
modulus strictly inferior to 1. So the closed-loop discrete system Eq. (39) is stable if all the roots of 
the characteristic equation 0)()(1 =⋅+ zHzC  have a modulus strictly inferior to 1. The stability 
margins are defined as: 
Phase margin: 
     crM 180 arg (e )
j w TsOL ⋅ ⋅ Φ = °+   ,        (43) 
where crw  is such that cr(e ) 1
j w TsOL ⋅ ⋅ = . 
Gain margin:     M
1G
(e )j w TsOL π⋅ ⋅
= ,      (44) 
where πw  is such that 
arg (e ) 180j w TsOL π⋅ ⋅  = − °  . 
 
Fig. 14: Closed-loop discrete system stability 
3.4.2 Influence of the poles on the system behaviour 
The influence of the system poles on its transient behaviour is summarized in Fig. 15. Two interesting 
remarks are as follows: 
− poles closer to the origin lead to a faster transient regime; 
− the impulse response caused by poles having negative real part cycles back and forth between 
positive and negative deviations from the steady-state value. 
 
Fig. 15: Influence of the poles on the system transient behaviour 
3.4.3 Particular case: second-order systems 
As seen previously, a common controller design method consists in deriving the controller parameters 
from a pole placement, such that the dominant closed-loop dynamics is of first or second order. If a 
second-order system behaviour is chosen, this strategy consists in identifying the coefficients of the 
closed-loop transfer function denominator with those of the following reference polynomial: 
   
des
_
1 1
1 1 aux( ) (1 ) (1 ) ( )CLDen z z z z z P z
− −= − ⋅ ⋅ − ⋅ ⋅ ,    (45) 
where ( )
21
1 e
nw Ts jz
ζ ζ− ⋅ ⋅ − ⋅ −
=  and 
_
1z  are the desired dominant poles, and auxP  is a polynomial 
containing additional faster poles. 
The choice of the dominant poles depends on the closed-loop behaviour specifications: the rise 
time and peak overshoot requirements impose the values of the cut-off frequency wn and the damping 
ratio ζ of the closed-loop system, according to Eqs. (13) and (14). The settling time requirement puts a 
constraint on the sampling period: 
   s s4.6s 14.6 e 0.01
Ts t Ts t
nt w zζ
− ⋅= ⋅ ⇒ < ≈ .    (46) 
3.4.4 Precision of closed-loop discrete systems 
The conclusions in the continuous-time domain remain valid: to achieve zero steady-state error, the 
open-loop transfer function must contain the internal model of the reference (for example, at least one 
integrators (pole at z = 1) is required for a step input). To reject perturbations of class N in steady state, 
at least N integrators are needed in the open-loop transfer function. 
3.5 Discrete-time controller synthesis 
There are two main strategies employed to design digital controllers: 
− Emulation design, which consists in designing first a controller in the continuous-time domain. 
Afterwards, the controller is discretized such that the overall system preserves its 
characteristics. 
− Direct discrete-time design, which consists in discretizing the plant at first using an appropriate 
hold device. Analysis and design can then be carried out in the discrete-time domain. 
3.5.1 Emulation design 
3.5.1.1 Principle of emulation design 
The first step is the continuous-time controller design. At this stage the sampling is ignored. The next 
step is the discretization of the controller by using an approximation (emulation) method enabling the 
approximation at best of the continuous-time controller. The usual approximation methods are the 
Euler method and the Tustin method (also called bilinear transformation), which consist in substituting 
s by Eqs. (47) and (48). The controller algorithm (difference equation) can then be derived. 
Backward Euler transformation:  ( )111 −−⋅→ z
Ts
s ;     (47) 
Tustin transformation:   1
1
1
12
−
−
+
−
⋅→
z
z
Ts
s .     (48) 
As an example, let us discretize a PI controller using the Tustin transformation: 
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3.5.1.2 Comparison between Euler and Tustin approximation methods 
Both approximation methods preserve the stability, as shown in Fig. 16. 
 
Fig. 16: Transformation of the stability region 
Let us examine the image of a pole 0s  of a continuous-time system, obtained through these 
transformations: 
− With the Euler transformation, the corresponding pole in the discrete-time domain is 
( ) ( ) ( ) ( ) ...111 3020000 +⋅+⋅+⋅+=⋅−= TssTssTssTssz .     (49) 
− With the Tustin transformation, the corresponding pole is 
( ) ( ) ( ) ( ) ( ) ...
4
1
2
112/12/1 30
2
00000 +⋅⋅+⋅⋅+⋅+=⋅−⋅+= TssTssTssTssTssz .  (50) 
Compared to the relation  
( ) ( ) ( )0 2 30 0 0 0
1 1e 1 ...
2 6
s Tsz s Ts s Ts s Ts⋅= = + ⋅ + ⋅ ⋅ + ⋅ ⋅ +                   (51) 
Eqs. (49) and (50) constitute, respectively, a first-order and a second-order approximation. The higher 
the sampling frequency, the smaller the approximation error. 
The poles (and the zeros) being not preserved, the system frequency response is changed. By 
way of example, the frequency responses of the derivative terms obtained through both 
transformations are shown in Fig. 17. 
 
Fig. 17: Discretization of a pure derivative (Ts = 0.3) 
It can be seen that there is an inherent filtering effect at high frequencies with the Euler 
transformation, whereas with the Tustin transformation the magnitude increases with the frequency, 
resulting in noise amplification at high frequencies. Thus the Euler transformation is more appropriate 
for the discretization of high-pass filters, and the Tustin approximation is more appropriate for the 
discretization of low-pass filters. To convert continuous-time controllers to discrete-time ones, the 
Tustin method is the approximation of choice, as it provides better accuracy. 
To conclude, an emulation controller always suffers performance degradation as compared to its 
continuous-time counterpart. To make the set {ADC – digital controller – DAC} behave the same as 
the continuous-time controller, a very fast sampling frequency may be needed. Special attention 
should be paid to the impact on the loop phase margin of the control delay (ADC and DAC delays + 
delay due to the computation of control algorithm by the processor) and the anti-aliasing filter. 
3.5.2 Direct discrete-time design 
Working entirely with discrete systems, using plant discrete-time modelling, is another approach. This 
design method enables us to relax the constraint on the sampling period. 
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3.5.2.1 Discussion on the choice of the sampling period 
A too small sampling period has the following consequences. 
− Fast and expensive control hardware is required. 
− Numerical issues may occur: the relation between poles in the s-domain and the z-domain is 
given by e is Tsiz
⋅= . So for 0→Ts  we have 1→iz  is∀ . This may cause trouble when 
working in finite precision. 
− The plant discretization may lead to the introduction of unstable zeros, which are difficult to 
compensate for. 
On the contrary, a too large sampling period results in the following. 
− Loss of information and aliasing, in the case of the violation of the Nyquist–Shannon 
sampling theorem. 
− The regulation may not react readily enough to disturbances affecting the system. 
− Plant discretization may yield poles having a negative real part: this is not desirable as the 
step response caused by such poles cycles back and forth between positive and negative 
deviations from the steady-state value. To prevent this, the following condition must be 
satisfied: )Im()2(1 isTs ⋅> π . 
A suitable choice for the sampling period is  
     CL CLB B
1 6 , 25F F
Ts
 ∈ ⋅ ⋅  ,     (52) 
where CLBF  is the desired closed-loop bandwidth [2,14]. 
3.5.2.2 RST-controller design 
The general structure of a discrete controller for linear single-input single-output systems is 
represented in Fig. 18. 
 
Fig. 18: RST-controller structure 
This tri-branched structure is known as the RST structure: R, S, and T are three z−1 polynomials 
to be determined, usually by pole-zero placement. The control signal is calculated as 
)(
)(
)()(
)(
)()( 1
1
1
1
zY
zS
zRzYref
zS
zTzU ⋅−⋅= −
−
−
−
.    (53) 
This is a combination of feedforward (first term) and feedback (second term), which can be 
tuned separately. The general approach with RST is to decouple the tracking behaviour (reference 
following) from the regulation behaviour (disturbance rejection); R and S give the regulation 
behaviour, and T gives the tracking behaviour [15–18]. 
The tracking transfer function is    
     
RBSA
TB
Yref
Y
⋅+⋅
⋅
=       (54) 
and the regulation transfer function is   
     
RBSA
SA
P
Y
⋅+⋅
⋅
= .      (55) 
 
Note that a PID controller is a special case of RST controller, where 
   1 1 1 2PID 0 1 2( ) ( )Num z R z r r z r z
− − − −= = + ⋅ + ⋅ , 
   1 1 1 1PID 1( ) ( ) (1 ) (1 )Den z S z z s z
− − − −= = − ⋅ + ⋅ , 
   )()( 11 −− = zRzT . 
 
The RST control law can be synthesized using the following design method: 
1. Choice of the desired closed-loop transfer function: 
   1 1 1des ( ) ( ) ( )m mCL z B z A z
− − −=       (56) 
If a second-order system behaviour is chosen, mA  has the following form (see Section 3.4.3):
  
_
1 1 1 1 1 1
dom aux 1 1 aux( ) ( ) ( ) (1 ) (1 ) ( )mA z P z P z z z z z P z
− − − − − −= ⋅ = − ⋅ ⋅ − ⋅ ⋅ ,    (57) 
where 
2_ 1
1 1, e e nn
j w Tsw Tsz z ζζ ± ⋅ ⋅ ⋅ −− ⋅ ⋅= ⋅  are the dominant poles. 
If a first-order system behaviour is desired, domP  is of the form 
1 1
dom 1( ) (1 )P z a z
− −= − ⋅ ,    (58) 
where /1 e
Tsa τ−= ,  τ  being the desired time constant. 
2. Cancellation of stable poles and zeros of the plant transfer function: 
Let us expand the plant transfer function: 
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1
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⋅
⋅
==
zAzA
zBzB
zA
zBzH     (59) 
− )( 1−− zA  contains the poles which will not be compensated, namely poles lying outside the 
unit circle (called unstable poles), poorly damped poles, and poles with negative real part. 
− )( 1−− zB  contains the zeros which will not be compensated, namely zeros lying outside the 
unit circle (unstable zeros), the plant pure delay (of the form dz− ), poorly damped zeros, 
and zeros with negative real part. 
)( 1−− zB  cannot be a factor of RBSA ⋅+⋅  (the closed loop would be unstable). Thus 
)( 1−zBm  must be of the form 
     
1mm
BBB ⋅= − .      (60) 
The pole–zero cancellation yields 
     )()()( 11
11 −−+− ⋅= zRzAzR ,     (61) 
     )()()( 11
11 −−+− ⋅= zSzBzS ,     (62) 
     )()()( 111
1
−−+− ⋅= zBzAzT m .     (63) 
3. Perturbation rejection in steady state: an appropriate number of integral terms is introduced into 
the loop by means of the polynomial S: 
     )()1()( 12
11
1
−−−− ⋅−= zSzzS ln ,     (64) 
where n and l are, respectively, the perturbation and plant classes. 
4. Computation of R and S: the polynomials )( 11
−zR  and )( 12
−zS , of the smallest possible 
degree, are determined by the resolution of the Diophantine equation: 
            
   )()()()()1()( 111
11
2
11 −−−−−−−−− =⋅+⋅−⋅ zAzRzBzSzzA m
ln    (65) 
Then R and S are derived from Eqs. (61), (62), and (64). 
 
5. Computation of T using Eq. (63). To ensure unity gain to the closed loop, the condition 
)1()1( RT =  must be satisfied. 
 
Let us return to the example used in Section 2.4.2.2—the RST controller for the outer current 
loop is designed in the following. The design specifications are: 
− regulation behaviour—second-order system behaviour with a closed-loop bandwidth equal 
to CLBF ; 
− tracking behaviour—no overshoot. 
The controller sampling period is chosen according to Eq. (52). 
Let us assume that oversampling is used to improve resolution and reduce noise of the current 
measure, and that the cut-off frequency of the anti-aliasing filter is high compared to CLBF ; hence there 
is no need to take it into account in the open-loop transfer function. 
Let us also assume that the bandwidth of the inner voltage loop is high in comparison with the 
sampling frequency of the outer current loop: the digital model of the voltage source can be reduced to 
a simple unit gain. 
Thus the plant transfer function shrinks down to 
0
1
( ) e
1
tc s bH s
a s
− ⋅= ⋅
+ ⋅
, with 0 load 1 load load1 ,b R a L R= = ,   (66) 
where θ−⋅= Tsntc  ( Ts<≤ θ0 ) is the delay associated with conversion and computation times. 
The discrete-time model can then be derived from Eq. (37): 
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. 
Using Eqs. (34) and (35), we have 
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Finally, 
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Let us assume that 1aTs <<  (sampling period small compared to load time constant) and Tstc << . 
Equation (67) becomes 
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An integrator is placed into the polynomial )( 1−zS , i.e., )()1()( 11
11 −−− ⋅−= zSzzS . The 
polynomials 1S  and R  are then calculated by solving the following Diophantine equation: 
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where 
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 1)( 11 =
−zS   ⇒  11 1)( −− −= zzS ,    (70) 
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If a simple gain is chosen for T , there is no undesirable zero in the tracking transfer function (no 
overshoot). To ensure unity gain to the closed loop, we must have 
     10
1)( rrzT +=− .      (72) 
If a good tracking of the reference (with no lagging error) is required, the polynomial )( 1−zT  can be 
fixed as follows:  
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Then the tracking transfer function becomes 
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which means that the control loop replicates exactly the reference with one sampling step delay. This 
control technique, called dead-beat control, is very attractive since it can theoretically provide the 
fastest dynamic response for a digital implementation [18–20]. However, it requires an accurate 
modelling of the plant (polynomials A and B). In the case of model and parameter mismatches, 
significant deviations from the expected closed-loop performance can take place. Therefore, 
identification from experimental data may be necessary to refine the plant model. Moreover, if the 
plant parameters are likely to vary (e.g., magnet saturation), adaptive control with on-line tuning of the 
RST parameters may be required.  
4 Conclusion 
A brief review of regulation loops design in the continuous-time domains has first been made: the 
choice of the closed-loop performance has been discussed. PID controller synthesis using classical 
methods has been presented along with illustrating examples. Two different approaches to synthesize 
digital controllers have then been examined. The first one basically comprises translating an existing 
analogue controller (generally of PID type) into a digital one by using an approximation method. A 
good approximation of the continuous-time controller may imply the use of a high sampling 
frequency. The second method consists in synthesizing the digital controller by working with discrete 
systems exclusively. The sampling frequency is then chosen in accordance with the desired closed-
loop bandwidth. This enables a better use of the potentialities of digital control, as the decrease of the 
sampling frequency favours the implementation of more complex control algorithms (RST type, 
requiring greater computational time), and the introduction of better digital signal filtering. 
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